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Instability of Voltage Source Converters 
in weak AC grid conditions : a case study
Introduction (1)
• Worldwide growth of number of HVDC links using Voltage 
Source Converters (VSC) 
• VSCs can operate with weaker AC grids than Line Commutated 
Converters
– i.e. with smaller values of      
AC system short−circuit capacity
VSC nominal power
• However, VSCs can be subject to small-signal instability when 
connected to a weak AC grid
– J. Z. Zhou, H. Ding, S. Fan, Y. Zhang and A. M. Gole “Impact of short-circuit ratio 
and phase locked loop parameters on the small signal behavior of a VSC HVDC 
converter,” IEEE Trans. Power Delivery, vol. 29, 2014
– A. Canelhas, S. Karamitsos and M. Bazargan, “Review of static voltage stability 
screening methods for application in AC power grids with large-scale wind 





• Improved controls of VSC have been proposed to extend the 
range of stable operation
– J. A. Suul, S. D’Arco, P. Rodríguez and M. Molinas, “Impedance-compensated grid 
synchronisation for extending the stability range of weak grids with voltage 
source converters,” IET Gener. Transm. & Distrib., vol. 10, pp. 1315–1326, 2016
– A. Egea-Alvarez, S. Fekriasl, F. Hassan and O. Gomis-Bellmunt, “Advanced Vector 
Control for Voltage Source Converters Connected to Weak Grids,” IEEE Trans. 
Power Systems, vol. 30, pp. 3072–3081, 2015
– L. Zhang, L. Harnefors and H. Nee, “Power-Synchronization Control of Grid-
Connected Voltage-source Converters,” IEEE Trans. Power Systems, vol. 25, 2010
• This presentation: a case study of destabilization of a VSC after 
a severe drop of short-circuit capacity
– relying on a simple system with generic VSC model
– combining small-signal and large-disturbance analyses
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System and disturbance
• Instability driven by power electronics
• does not fall in one of the “classical” categories (angle, 
frequency, voltage) “ruled” by synchronous machines and loads
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• In terms of pre-fault power, 𝑃𝑚𝑎𝑥
𝑠𝑡 is the “static” stability limit 
– no post-disturbance equilibrium ; static power flow equations infeasible
• but the “dynamic” stability limit can be smaller :
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Response to fault and line tripping
• same initial operating point
• same disturbance





9Small-signal analysis : simplified model
PLL
active power control 




Small-signal analysis : simplified model linearized





Small-signal analysis : results (1)
Locus of dominant eigenvalues when varying initial power P°;  Xth= 2 pu
𝑃𝑚𝑎𝑥
𝑠𝑡 = 0.5 pu
𝑃𝑚𝑎𝑥
𝑑𝑦𝑛= 0.44 pu
𝐾𝑣𝑖 = 15 𝐾𝑝𝑙𝑙 = 60 𝐾𝑝𝑖 = 30
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Small-signal analysis : results (2)
Locus of dominant eigenvalues when varying initial power P°;  Xth= 2 pu
𝑃𝑚𝑎𝑥
𝑑𝑦𝑛= 0.49 pu
𝐾𝑣𝑖 = 15 𝐾𝑝𝑙𝑙 = 60 𝐾𝑝𝑖 = 30
𝐾𝑣𝑖 = 60 𝐾𝑝𝑙𝑙 = 60 𝐾𝑝𝑖 = 30
stability improved by making voltage
control faster than power control
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Small-signal analysis : results (3)
Locus of dominant eigenvalues when varying initial power P°;  Xth= 2 pu
𝐾𝑣𝑖 = 15 𝐾𝑝𝑙𝑙 = 60 𝐾𝑝𝑖 = 30
𝐾𝑣𝑖 = 60 𝐾𝑝𝑙𝑙 = 60 𝐾𝑝𝑖 = 30
𝐾𝑣𝑖 = 15 𝐾𝑝𝑙𝑙 = 600 𝐾𝑝𝑖 = 30
making the PLL faster
deteriorates stability
if  𝑉 > 0.9 𝑝𝑢
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VSC model for large voltage disturbances (2)





VSC model for large voltage disturbances (3)
1 − 𝑖𝑑
𝑟𝑒𝑓 2
after voltage has 
recovered 
above 0.9 pu, 
at 𝑡 = 𝑡𝑟
min ( 1. , 0.2 𝑡 − 𝑡𝑟 )
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Large disturbances validating small-signal analysis
𝑃𝑚𝑎𝑥
𝑑𝑦𝑛= 0.44 pu
𝐾𝑣𝑖 = 15 𝐾𝑝𝑙𝑙 = 60 𝐾𝑝𝑖 = 30
Very good agreement between small-signal analysis and             
large-disturbance time simulation
• active power recovers with a ramp
• system “smoothly” brought  to its final equilibrium point
•  stability limit not influenced by nonlinearities
Milder disturbance with a 10  fault resistance
V drops below 0.9 pu,  but not as much
 the injected reactive current is smaller
 there is room for the whole active current (not reduced)
 the pre-disturbance active power is forced immediately
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lower effective stability limit (0.38  < 0.44) pu
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line tripping without fault
Summary
• Power electronics-driven instability after a fault resulting in
severe decrease of short-circuit capacity of AC system
• in terms of pre-disturbance power, “static” stability limit 𝑃𝑚𝑎𝑥
𝑠𝑡
– 𝑃 > 𝑃𝑚𝑎𝑥
𝑠𝑡 infeasible; can be detected by static calculation
• “dynamic” stability limit can be more severe :  𝑃𝑚𝑎𝑥
𝑑𝑦𝑛 < 𝑃𝑚𝑎𝑥𝑠𝑡
– determined by small-signal / eigenvalue analysis
– making V control faster than P control  increases 𝑃𝑚𝑎𝑥
𝑑𝑦𝑛
– making the PLL faster decreases stability
• same limit found by large-disturbance time simulations
– due to the ramp recovery of active power after fault clearing
• but fast instability if active current not reduced during fault
– milder disturbance  lower reactive current support active current 
not limited                 (limit case: drop of short-circuit capacity without fault !)
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More issues to investigate…
• Adequacy of modelling
– generic VSC model used in this case study
– additional controls installed by manufacturers ?
– combination of phasor-mode and detailed models appropriate ?
• Other forms of instabilities ?
– harmonics, etc.
• Possibility of detecting the instability from local measurements ? 
– relying on internal signals readily available inside the converter
• Possibility of keeping the HVDC link in operation with a reduced 
power transfer ?
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Thank you for your attention !
Discussions on modelling with Prof. Xavier Kestelyn, ENSAM, Lille (France) 
are gratefully acknowledged
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(𝑥, 𝑦) : reference axes on which time-varying phasors are projected in network equations.
PLL aims at aligning  𝑑 axis with 𝑉𝑚. In steady state:    
𝑣𝑞 = 0 𝜃 = 𝜃𝑟 𝑖𝑑 = 𝑖𝑃 𝑃 = 𝑣𝑑 𝑖𝑑 𝑖𝑞 = −𝑖𝑄 𝑄 = −𝑣𝑑 𝑖𝑞
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• 𝑆𝑁 = 1000 MVA
• 𝑉𝑁
𝑎𝑐 = 400 kV
• 𝑉𝑁
𝑑𝑐 = ±320 kV
• 𝑅 = 0.01 pu
• 𝐿 = 0.2 pu
Controls
• Inner Loops :
𝐾𝑃 = 0.127 pu/pu
𝐾𝐼 = 2 pu/(pu.s)
→ response time  5 ms
• PLL :
𝐾𝑝𝑙𝑙 = 60 rad/(pu.s)
• Outer loops :
𝐾𝑃𝐼 = 30 pu/s
𝐾𝑉𝐼 = 0.01 pu/s
𝐾𝑉 = 2.5 pu/pu
